Three-dimensional modular electronic interconnection system by Cardone, John & Bolotin, Gary S.
I 11111 111ll Il1 Il11 III III Il11 III 11111 Il1 1ll111ll1 
US006206705Bl 
(12) United States Patent (io) Patent No.: US 6,206,705 B1 
Bolotin et al. (45) Date of Patent: Mar. 27,2001 
(54) THREE-DIMENSIONAL MODULAR 
ELECTRONIC INTERCONNECTION 
SYSTEM 
Inventors: Gary S. Bolotin, Encino; John 
Cardone, Simi Valley, both of CA (US) 
(75) 
(73) Assignee: California Institute of Technology, 
Pasadena, CA (US) 
Subject to any disclaimer, the term of this 
patent is extended or adjusted under 35 
U.S.C. 154(b) by 0 days. 
( * ) Notice: 
(21) Appl. No.: 09/165,175 
(22) Filed: Oct. 1, 1998 
Related U.S. Application Data 
(60) Provisional application No. 601060,891, filed on Oct. 3, 
1997. 
(51) Int. Cl? .............................. HOlR 12/00; H05K 1/00 
(52) U.S. C1. ................................. 439/69; 439166; 439174; 
3611726; 2571704 
(58) Field of Search .................................. 439169, 74, 66, 
439191, 71; 3611803, 726, 735, 820, 790, 
774; 2571685, 704; HOlR 9109 
(56) References Cited 
U.S. PATENT DOCUMENTS 
5,221,209 * 611993 D’Amico ............................... 439171 
5,226,823 * 711993 Johnson ................................. 439166 
5,462,442 * 1011995 Umemura et al. ..................... 439169 
5,632,626 * 511997 Collins et al. ......................... 439166 
5,677,830 * 1011997 Nogas et al. ......................... 3611790 
5,910,885 * 611999 Gulachenski et al. ............... 3611774 
OTHER PUBLICATIONS 
Dr. Paul L. Borril, Advances in Bus Architecture and Theory, 
IEEE COMPCON Spring 1995 Conference, Tutorial #4, 
FSCEM: Mechanical and FSCEM: Stacking Modules, May 
1992.* 
* cited by examiner 
Primary ExaminerAincoln Donovan 
Assistant Examinerar ian  S. Webb 
(74) Attorney, Agent, or F i r m C i s h  & Richardson P.C. 
(57) ABSTRACT 
A three-dimensional connection system uses a plurality of 
printed wiring boards with connectors completely around 
the printed wiring boards, and connected by an elastomeric 
interface connector. The device includes internal space to 
allow room for circuitry. The device is formed by stacking 
an electronics module, an elastomeric interface board on the 
electronics module such that the interface board’s exterior 
makes electrical connection with the connectors around the 
perimeter of the interface board, but the internal portion is 
open to allow room for the electrical devices on the printed 
wiring board. A plurality of these devices are stacked 
between a top stiffener and a bottom device, and held into 
place by alignment elements. 
5 Claims, 5 Drawing Sheets 
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FIG. 7 shows an exemplary stack of devices and how they 
would be used. 
1 
THREE-DIMENSIONAL MODULAR 
ELECTRONIC INTERCONNECTION 
SYSTEM 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
This application claims the benefit of the U.S. Provisional 
Application Ser. No. 601060,891, filed on Oct. 3, 1997, 
which is incorporated herein by reference. 
STATEMENT AS TO FEDERALLY SPONSORED 
RESEARCH 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 U.S.C. 202) in which 
the Contractor has elected to retain title. 
BACKGROUND 
Electronic components are often subjected to harsh envi- 
ronments. For instance, space-employed electronics require 
components that are rugged, lightweight, and built to with- 
stand high G-forces. Such devices often need to withstand 
the unpredictable forces involved in liftoff and landing. 
Different electronics packaging types are known. One 
system which has been recently used is the so-called multi- 
chip module system. The multi-chip module systems are a 
package with a number of electronic circuitry thereon, in a 
specified package protocol. All four perimeter edges of the 
multi-chip module define edge connectors. The multi-chip 
modules come in many flavors, including a CPU module, 
Gateway module, DRAM, SRAM, Flash, 110, and Power 
modules. 
Other such existing electronics packaging systems are 
also known that do and do not have electrical connections 
around their entire perimeter. 
SUMMARY 
The present disclosure describes a packaging system for 
an electronics system. According to this system, a three- 
dimensional connection is made by using hollow-center 
interconnect rings making connections between stacked 
electronic devices. The interconnect rings are preferably 
formed from elastomeric connectors with a plurality of 
conductors on a KAPTONTM device, and retained in place 
by a connector retainerispacer. The connector holds the the 
electronic devices spaced from one another, in electrical 
communication and with an effective amount of room for 
electrical components. 
The perimeter connectors can define different buses, 
throughout the device or locally. 
BRIEF DESCRIPTION OF THE DRAWINGS 
These and other aspects will now be described in detail 
with reference to the accompanying drawings, wherein: 
FIG. 1 shows an exemplary circuit board of the type used 
in the present system; 
FIG. 2 shows a first embodiment of the invention showing 
the various layers connected together; 
FIG. 3 shows a spacer retainer; 
FIG. 4 shows a printed wiring board outline; 
FIG. 5 shows the bus connections between a plurality of 
FIG. 6 shows an inset of an elastomeric connector of the 
devices; 
type that is preferably used; 
DETAILED DESCRIPTION 
5 The preferred system uses a printed circuit card with 
electrical connections along a number of different portions. 
A most-preferred card is a multi-chip module, which has a 
connection around its entire perimeter. An example is shown 
in FIG. 1. Alternatively, a single integrated circuit with 
connections around its entire perimeter such as an 
application-specific integrated circuit (ASIC) can be used, or 
any printed circuit card. 
An embodiment showing the basic structure in an 
15 exploded view is depicted in FIG. 2. Aprinted wiring board 
chassis 200 forms the bottom support for the three- 
dimensional device. The chassis can and preferably does 
include a connection bus and internal printed wiring as 
shown at 202. The main chassis 200 can also include 
The chassis 202 is covered by, and connected to, a spacer 
connector1retainer assembly 204. The preferred device is 
shown in FIG. 3. The device has an inner open area 212 
allowing the electronic circuits to extend upward into the 
2s space. Perimeter connectors 206 are each formed of an 
elastomeric connector. There are preferably two rows 208, 
210 of elastomeric connectors, extending around the perim- 
eter of the device. The rows of connectors each mate with a 
different part of the elastomeric device. The center 212 of the 
30 device is substantially open. This allows any integrated 
circuits that are located on the chassis 202 to extend 
upwards, allowing room for the circuits to be held and 
cooled. 
As well known in the art, an elastomeric connector 
35 includes a plurality of conductors at very close pitch 
spacing, in a flexible substrate. These devices are extremely 
tolerant of misalignment, since the pitch between adjacent 
connectors is typically much smaller than, e.g. 10 times 
smaller than, the pitch of the connectors on the electronic 
Each corner of the spacer 204 also includes a retaining 
hole 220. There are four retaining holes on each of the 
devices. FIG. 2 shows how these devices will eventually be 
aligned using screws 230 to hold them together relative to 
The spacer connector1retainer 204 is covered by another 
printed wiring board 400. The printed wiring board can be 
any device, of any size, but preferably has the layout shown 
in FIG. 4. The printed wiring board includes a circuit area 
401, surrounded by perimeter connectors 402 extending 
around the entire perimeter of the printed wiring board. Like 
the spacer in FIG. 3, the printed wiring board also includes 
corresponding holes shown as 404. 
This is covered by yet another connector 240, another 
printed wiring board 242, yet another connector 244, another 
printed wiring board 246, and a cover 250. Any desired 
number of alternating wiring board and connectors can be 
used. 
The top portion is a stiffener element which provides 
some dimensional stability to the element. According to a 
preferred embodiment, the stiffener element can also include 
a battery pack located therein which includes battery mate- 
rial 254. 
FIG. 6 shows an exemplary elastomeric connector. A 
number of conductors 600 are located in a KAPTONTM base 
602 with a silicon core 604. 
10 
2o circuitry such as shown in FIG. 1, located thereon. 
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As described above, the electronics modules could be any 
Of a number Of different are Preferably 
3%x3%” circuit “slice” boards of standard type printed 
wiring boards with 160-circuit connectors, the connectors 
other kind of printed wiring or electronic device. A number 
of these devices can be connected one to another, forming 
buses along the edge plane and connectors. 
In a preferred embodiment, one of the four connector 
buses is defined as a PCI bus, another is partitioned to form 
a camera interface bus, another is for M ~ ~ ~ ~ L ~ ~  communi- i o  
cations, and yet another for solar array input power. Each of 
the buses is defined along the “edge plane” formed by the 
elastomeric interconnection rings that extend between the 
edge connector. An exemplary connection is shown in FIG. 
5 showing the PCI bus, solar power bus, LAN data bus, and 
camera interface bus. Naturally, any of these devices can 
also include a direct connection, shown as 500 which 
connects directly to the mass memory for DMA or the like. 
An exemplary avionics stack is shown in FIG. 7. In this 
system, there are eight multi-chip modules or “slices”: the 
video signal processor 700 and 702, the digital signal 2o 
processor 704, video signal processor 706 and 708, flight 
computer 710, local memory 712, and bus interface unit 714. 
Note that a number of the devices together form the PCI bus 
720, and others of the devices are only on a local bus 725. 
The bus interface unit connects to a VME or Ethernet bus 2s 
730. 
Although only a few embodiments have been disclosed in 
detail above, those having ordinary skill in the art will 
understand that many modifications are possible in this 
embodiment without departing from the teachings given 
herein. For example, while the preferred embodiment 30 
describes multi-chip modules or slices being used, it should 
circuit board or integrated circuit with connectors for metal 
connections could be similarly interconnected. The maxi- 
mum usability is obtained when the connector extends 3s 
around an entire perimeter or substantially an entire perim- 
only one edge would similarly be usable. All such modifi- 
cations are intended to be encompassed within the following 
claims, in which: 
2. A three-dimensional connection system, comprising: 
a first electrical device with a substantially rectangular 
outer perimeter, having electrical connection portions 
at least at each of four outer perimeter portions of said 
including a connection portion at least at various por- 
tions of said perimeter, and having alignment devices 
that are used for aligning said first electrical device; 
a second electrical device with a substantially rectangular 
outer perimeter, having electrical connection portions 
at least at each of four outer perimeter portions of said 
rectangular device, said electrical connection portion 
including a connection portion at least at various por- 
tions of said perimeter, and having alignment devices 
that are used for aligning said second electrical device; 
a spacer connector portion, formed of a perimeter portion 
with an open center, said perimeter portion including a 
rigid support portion and a connector portion, said 
connector portion having connectors which connect 
between the connection portion on said first electrical 
device and the connection portion on said second 
electrical device, said spacer connector portion also 
including alignment structures which in operation are 
aligned with said alignment devices in said first and 
second electrical devices; 
a first bus formed vertically on one of said connectors on 
said connector portion to extend between said first 
electrical device and said second electrical device; 
a second bus formed vertically on another one of said 
connectors on said connector portion to extend between 
said first electrical device and said second electrical 
device; and 
between said electrical devices and said connector 
portion and then relative to one another to thereby form 
a package. 
being located On each edge. they be any 5 rectangular device, said electrical connection portion 
be understood that any any alignment and support elements, holding alignment 
eter of the device. However, connectors on two edges or on 3. A system as in wherein said connector portion 
comprises 
4. A further comprising a battery 
pack, integrated with a stiffener portion used for said support 
5 .  A three-dimensional interconnect device, comprising: 
a first electronic device, having electrical connection parts 
at edge portions thereof, said electrical connection parts 
thereon; 
a first interface assembly, electrically and mechanically 
coupled to said electrical connection parts, including 
edge portions formed of an elastomeric connector, 
coupled to said electrical connection parts, and inner 
surfaces defining a space portion allowing room for a 
part on said first electronic device which extends above 
said first electronic device, each of said edge portions 
having a plurality of connectors; 
a second electronic device, having electrical connection 
parts also coupled to said first interface assembly; 
a first bus formed vertically on one of said plurality of 
connectors; 
a second bus formed vertically on another one of said 
a pressing portion; and 
holding portions, holding corresponding portions of all of 
said first and second electronic devices, and said first 
interface assembly and said pressing portion relative to 
one another and aligned with one another and pressing 
said pressing portion against said electronic devices 
and said interface assemblies. 
connectors. 
as in 
What is claimed is: 
1, A three-dimensional interconnect device, comprising: 
a first electronic device, having electrical connection parts 
at edge portions thereof, said electrical connection parts 
existing at least at two edge portions thereof; 
a first interface assembly, electrically and mechanically 4s 
coupled to said electrical connection parts, including 
edge portions coupled to said electrical connection 
parts and inner surfaces defining a space portion allow- 
ing room for a part on said first electronic device which 
edge portions having a plurality of connectors; 
a second electronic device, having electrical connection 
parts also coupled to said edge portions of said first 
interface assembly; 
connection parts of said second electronic device; 
connectors; plurality of connectors; 
plurality of connectors; 
40 portion of the perimeter portion. 
above said first electronic device, each of said SO 
a second interface portion connected to said electrical 5s 
a first bus formed vertically on one of said plurality of 
a second bus formed vertically on another one of said 
a pressing portion; and 
holding portions, holding outside edges of all of said first 
and second electronic devices, said first and second 
interface assemblies and said pressing portion relative 
to one another and aligned with one another and 65 
pressing said pressing portion against said electronic 
devices and said interface assemblies. 
6o 
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